Astera Labs

Principal Design Verification Engineer

Bengaluru, Karnataka, India · Work style not stated

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

  • EmployerAstera Labs
  • LocationBengaluru, Karnataka, India
  • Work styleWork style not stated
  • Employer posted

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

We are seeking talented Design Verification Professionals with proven expertise in industry-standard protocols such as PCIe and CXL. You will play a key role in the functional verification of designs, from developing block-level and system-level verification plans to writing test sequences, executing tests, and collecting and closing coverage.

Show full description

Responsibilities:

  • Develop and execute block-level and system-level verification plans.
  • Write and execute test sequences and collect and close coverage.
  • Collaborate with RTL designers to debug failures and refine verification processes.
  • Utilize coding and protocol expertise to contribute to functional verification.
  • Develop user-controlled random constraints in transaction-based verification methodologies.
  • Write assertions, cover properties, and analyze coverage data.
  • Create VIP abstraction layers for sequences to simplify and scale verification deployments.

Basic Qualifications:

  • Minimum of 12 years’ experience in supporting or developing complex SoC/silicon products for server, storage, and/or networking applications.
  • Strong academic and technical background in Electrical Engineering or Computer Engineering (bachelor’s degree required, master’s preferred).
  • Professional attitude with the ability to prioritize tasks, prepare for customer meetings, and work independently with minimal guidance.
  • Knowledge of industry-standard simulators, revision control systems, and regression systems.
  • Entrepreneurial, open-minded behavior and a can-do attitude, with a focus on customer satisfaction.

Required Experience:

  • Interpreting PCIe/CXL standard protocol specifications to develop and execute verification plans in simulation environments.
  • Experience using Verification IPs from third-party vendors for PCIe/CXL, focusing on Gen3 or above.
  • Ability to independently develop test plans and sequences in UVM to generate stimuli.
  • Experience writing assertions, cover properties, and analyzing coverage data.
  • Developing VIP abstraction layers for sequences to simplify and scale verification deployments.

Preferred Experience:

  • Expertise in verifying Physical Layer, Link Layer, and Transaction Layer of PCIe/CXL protocols, including compliance on PCIe/CXL EP/RC.
  • Experience with buffering and queuing with QoS on complex NOC-based SoCs.
  • Analyzing performance at the system level on switching fabrics.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Staying safe while you apply

  • Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
  • Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
  • Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

  • Check the fit.

    Compare the requirements with the experience you have confirmed, including gaps.

  • Prepare honestly.

    Build interview stories and application drafts from your own evidence.

  • Keep track.

    Save the role and record your own application status and follow-ups.

Create a free workspace or log in.

At a glance

  • SeniorityLead / Principal
  • Employer posted
  • Added to ROLIVA
  • Last checked

Explore similar roles

Similar jobs

Astera Labs

DFT Engineer

Bengaluru, Karnataka, India

Work style not stated