Astera Labs

Principal Hardware Validation Engineer

San Jose, California, United States · Work style not stated

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

  • EmployerAstera Labs
  • LocationSan Jose, California, United States
  • Work styleWork style not stated
  • Employer posted

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

As a Principal Hardware Validation Engineeryou will join the Hardware Electrical Validation team at Astera Labs, linking between the Hardware Electrical Design teams and Post-Silicon Electrical Validation teams, among others.

Show full description

Note: This role is not post-silicon electrical validation; it is electrical validation of PCBAs and related hardware products.

Key Responsibilities

  • Support the Hardware Electrical Design teams with de-risking circuits and modules from project kick-off to gerber out.
  • Develop comprehensive hardware electrical validation plans using correct test methods and processes.
  • Bring up the PCBAs upon arrival in the lab, and execute the electrical validation plans to validate all circuits on the board.
  • Debug complex multi-point failures in hardware - power regulators, DPMs, clock synthesizers, digital control paths, I2C, SPI, etc.
  • Rework components on the PCBAs to unblock debugging activities.
  • Pre-empt and de-risk system validation architectures - collaborate with the System Validation teams.
  • Support hardware activities in auxiliary teams - Post-Silicon Electrical Validation, Product Apps, System Validation, FAEs, etc.
  • Support the new designs using knowledge of existing products to de-risk new features and requirements.
  • Self-informed of new industry test standards and equipment to introduce modern testing methodologies.
  • Specify test equipment, develop test fixtures, help improve hardware lab functions.

Required Skills

  • Demonstrated strong skills in electronic circuit analysis, comprehensive testing and debug
  • Bachelor degree in EE with 3+ years of experience in hardware test or design
  • Expert understanding of design and test for power regulators, PDNs, Bode, clock generators
  • Ability to produce test description from a schematic design, and execute and document results
  • Demonstrated knowledge of the full hardware product lifecycle from Project Kick-off to RTM
  • Lab equipment for hardware test - oscilloscopes, e-loads, VNA, TDR, environmental chambers, etc.
  • Automating lab equipment to optimize test processes, Python preferred

Preferred Skills

  • Measurements of high-speed interfaces - PCIe, DDR, 25/50G/100G SERDES, etc.
  • EMI/EMC compliance
  • Technical writing skills - ECOs, Bug Reports, Rework WIs, MCOs, etc.
  • PLM, Arena or equivalent
  • Understanding of the ASIC/silicon product development process

The base salary range is $185,000 USD - $240,000 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Staying safe while you apply

  • Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
  • Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
  • Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

  • Check the fit.

    Compare the requirements with the experience you have confirmed, including gaps.

  • Prepare honestly.

    Build interview stories and application drafts from your own evidence.

  • Keep track.

    Save the role and record your own application status and follow-ups.

Create a free workspace or log in.

At a glance

  • SeniorityLead / Principal
  • Employer posted
  • Added to ROLIVA
  • Last checked

Skills in this posting

Skills ROLIVA found in the employer’s own description above. A mention is not a requirement.

Python

Explore similar roles

Similar jobs

Astera Labs

DFT Engineer

Bengaluru, Karnataka, India

Work style not stated