Astera Labs

Senior SoC Verification/Validation Engineer

San Jose, CA · Work style not stated

Posted over 6 months ago: check it’s still open

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

  • EmployerAstera Labs
  • LocationSan Jose, CA
  • Work styleWork style not stated
  • Employer posted

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

Job Description

We are looking for Senior SoC Verification/Validation Engineer who are passionate about bringing next-generation SoCs to life on industry-leading emulation platforms. You will play a critical role in validating complex SoCs for AI connectivity and cloud infrastructure, ensuring functionality and performance well before silicon tape-out.

Show full description

Basic Responsibilities

  • Play a key role in developing complex SOCs for AI connectivity and cloud infrastructures
  • Bring up and validate high-speed serial interfaces such as PCIe, Ethernet and UALink, and overall SoC functionality
  • Collaborate closely with Architecture, Design, Verification, and SW/FW teams to define and execute functional/performance validation plans
  • Develop C/C++ FW and tests to validate and execute all test plan items
  • Build tools and methodologies to validate and debug all HW and SW/FW issues on the emulation platform

Required Qualification

  • BS/MS in Electrical Engineering, Computer Engineering or related field.
  • 5+ years of hands-on experience in pre-silicon verification/validation.
  • Strong hands-on experience in running and debugging SOC simulation.
  • Protocol knowledge in high-speed protocols such as PCIe, UALink and/or Ethernet is essential
  • Proficiency in programming and scripting languages (System Verilog, C/C++, Python)
  • Strong debugging and analytical skills
  • Excellent communication skills and ability to work independently with minimal supervision.
  • Currently based locally or open to relocation.

Preferred Experience:

  • Bring up and validation experience using the industry standard emulation platforms (Palladium or Zebu)
  • Hands-on experience in running and debugging SOC simulation and emulation platforms.

The base salary range is $165,000 USD - $195,000 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Staying safe while you apply

  • Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
  • Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
  • Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

  • Check the fit.

    Compare the requirements with the experience you have confirmed, including gaps.

  • Prepare honestly.

    Build interview stories and application drafts from your own evidence.

  • Keep track.

    Save the role and record your own application status and follow-ups.

Create a free workspace or log in.

At a glance

  • SenioritySenior
  • Employer posted
  • Added to ROLIVA
  • Last checked

Skills in this posting

Skills ROLIVA found in the employer’s own description above. A mention is not a requirement.

Python C++

Explore similar roles

Similar jobs

Astera Labs

DFT Engineer

Bengaluru, Karnataka, India

Work style not stated